Skip to Main Content (Press Enter)

Logo UNISS
  • ×
  • Home
  • Corsi
  • Insegnamenti
  • Professioni
  • Persone
  • Pubblicazioni
  • Strutture
  • Terza Missione
  • Competenze

Logo UNISS

|

UNIFIND

uniss.it
  • ×
  • Home
  • Corsi
  • Insegnamenti
  • Professioni
  • Persone
  • Pubblicazioni
  • Strutture
  • Terza Missione
  • Competenze
  1. Pubblicazioni

Integrating FPGA-Based Acceleration in Industrial Motion Control System

Articolo
Data di Pubblicazione:
2025
Citazione:
Integrating FPGA-Based Acceleration in Industrial Motion Control System / Rubattu, C., Ledda, A., Ratto, F., Jugade, C., Goswami, D., Palumbo, F.. - In: IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY. - ISSN 2644-1284. - 6:(2025), pp. 898-914. [10.1109/OJIES.2025.3571218]
Abstract:
Manufacturing processes increasingly depend on advanced production machinery that must deliver high quality and large volumes. This applies to die-bonding machines as well that, especially at the time being after the years of shortage, need to meet very high standards of speed and accuracy. To achieve this, these devices are exploring the use of computer vision algorithms for automatic recognition of wafer positioning and die size. Nevertheless, these systems are typically managed by software-only solutions, which may fall short under stringent execution time requirements. A promising solution is the use of heterogeneous platforms, combining general-purpose processors with reconfigurable hardware. Such platforms offer the flexibility to handle both software tasks, which benefit from operating system support, and critical functions requiring hardware acceleration. This article presents a closed-loop implementation of a vision-based multisensor control system for an industrial application. The implementation exploits the capabilities of system on module technologies to provide flexible input/output and software execution coupled with computing acceleration for the vision algorithm on the reconfigurable field-programmable gate array (FPGA) fabric. The FPGA coprocessor has been designed leveraging the high-level synthesis technology and optimized on a dataset of 10 k realistic images to meet the industrial use case's performance, communication, and accuracy requirements. Moreover, the resulting accelerator performance and resource utilization demonstrate the possibility of reaching state-of-the-art metrics of handwritten hardware designs while allowing for higher abstraction and productivity of the design process.
Tipologia CRIS:
1.1 Articolo in rivista
Keywords:
Motion control; Field programmable gate arrays; Accuracy; Program processors; Coprocessors; Cameras; Software; Industrial electronics; Europe; Real-time systems; Field-programmable gate arrays (FPGAs); high-level synthesis (HLS); industrial motion control systems; multiprocessor systems on chips (MPSoCs); systems on module (SoMs)
Elenco autori:
Rubattu, C.; Ledda, A.; Ratto, F.; Jugade, C.; Goswami, D.; Palumbo, F.
Autori di Ateneo:
RUBATTU Claudio
Link alla scheda completa:
https://iris.uniss.it/handle/11388/366309
Pubblicato in:
IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY
Journal
  • Dati Generali

Dati Generali

URL

https://ieeexplore.ieee.org/document/11006509
  • Utilizzo dei cookie

Realizzato con VIVO | Designed by Cineca | 26.7.0.0